

# A Simple Method to Grow Thermal SiO<sub>2</sub> Interlayer for High-Performance SPC Poly-Si TFTs Using Al<sub>2</sub>O<sub>3</sub> Gate Dielectric

Meng Zhang, Wei Zhou, Rongsheng Chen, Man Wong, *Senior Member, IEEE*, and Hoi-Sing Kwok, *Fellow, IEEE*

**Abstract**—A simple method is proposed to grow thermal SiO<sub>2</sub> interlayer when performing solid-phase-crystallized (SPC) process. By employing such interlayer between SPC polycrystalline silicon channel and Al<sub>2</sub>O<sub>3</sub> gate dielectric, high-performance SPC thin-film transistors (TFTs) with field effect mobility of 67.80 cm<sup>2</sup>V s<sup>-1</sup> and ON/OFF ratio of 2.31 × 10<sup>8</sup> at V<sub>ds</sub> = -0.1 V are achieved due to the superior interface quality and improved grain boundaries by the incorporation of excess Si interstitials. The TFT with interlayer also exhibits good reliability under negative bias temperature stress test.

**Index Terms**—Solid-phase-crystallized, polycrystalline silicon, thin-film transistor, thermal SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, interlayer.

## I. INTRODUCTION

LOW temperature polycrystalline silicon (poly-Si) thin film transistors (TFTs) are of significant importance for high-resolution flat-panel displays since they have great potential to realize system-on-panel (SOP) application by integrating pixel switching elements and peripheral circuits on a glass substrate [1]. High-performance poly-Si TFTs fabricated at low temperature with large carrier mobility, small threshold voltage ( $V_{th}$ ) and high current on-off ratio ( $I_{on}/I_{off}$ ) are thus required to accomplish the SOP purpose. High quality channel/dielectric interface [2]–[5] and high- $k$  dielectrics [6]–[9] are two essential factors for the fabrication of high-performance poly-Si TFTs. For interface quality improvement, several methods [2]–[5], such as employing chemical mechanical polished poly-Si film [2], utilizing selective etching [3], inserting buffer layers [4] between channel/gate dielectric and using temperature annealing [5], have been proposed and implemented in the high-performance TFT fabrication. However, these methods either increase process complexity/manufacture cost [2]–[4] or are incompatible with low temperature process [5]. For high- $k$  dielectrics, a number of materials [6]–[9], such as Al<sub>2</sub>O<sub>3</sub> [6], LaAlO<sub>3</sub> [7], HfO<sub>2</sub> [8] and Pr<sub>2</sub>O<sub>3</sub> [9], are applied into poly-Si TFTs to improve

Manuscript received February 4, 2014; revised February 22, 2014; accepted February 24, 2014. Date of publication March 11, 2014; date of current version April 22, 2014. This work was supported by Hong Kong Government Research Grants Council Theme Based Research under Grant T23-713/11-1. The review of this letter was arranged by Editor S. Hall.

The authors are with the State Key Laboratory on Advanced Displays and Optoelectronics Technologies, Hong Kong University of Science and Technology, Hong Kong (e-mail: zhangmeng@ust.hk; eekwok@ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2014.2308527




Fig. 1. (a) Schematic cross section of the proposed SPC poly-Si TFT with thermal SiO<sub>2</sub> buffered Al<sub>2</sub>O<sub>3</sub> gate dielectric. (b) TEM image of the proposed gate structure.

device characteristic. Among these high- $k$  materials, Al<sub>2</sub>O<sub>3</sub> thin film deposited by magnetron sputtering technique has great potential [10] for the mass production in industry due to its high deposition rate, large area, good uniformity and low cost.

In this letter, a simple method, which does not increase process complexity at all and is completely compatible with low temperature process, is introduced to grow thermal SiO<sub>2</sub> interlayer between solid-phase-crystallized (SPC) poly-Si channel and the magnetron-sputtered Al<sub>2</sub>O<sub>3</sub> gate dielectric for high-performance SPC poly-Si TFT. By employing such thermal SiO<sub>2</sub> interlayer, the proposed TFT shows great improvements in terms of field effect carrier mobility ( $\mu_{FE}$ ), subthreshold slope ( $SS$ ),  $V_{th}$ , and  $I_{on}/I_{off}$ . Furthermore, negative bias temperature instability (NBTI) degradation of proposed TFT is also greatly alleviated.

## II. EXPERIMENT

The schematic cross section of the proposed SPC poly-Si TFT with thermal SiO<sub>2</sub> buffered Al<sub>2</sub>O<sub>3</sub> gate dielectric is depicted in Fig. 1(a). Fabrication of the TFTs started with the formation of 500nm-thick thermal oxide on 4-inch c-Si wafers. First, a layer of amorphous-Si (a-Si) film was deposited by low-pressure chemical vapor deposition (LPCVD). Active island pattern was subsequently performed, followed by SPC process. Two kinds of SPC process was used to crystallize the a-Si film. One is the standard SPC process [6] carried out at 600 °C for 24h in N ambient on the control wafer for comparison and the other is the proposed SPC process carried

out at 600 °C for 24h in O<sub>2</sub> ambient. The pressure for both SPC processes was fixed at 760Torr. By replacing N<sub>2</sub> ambient by O<sub>2</sub> ambient during SPC process, 3.8nm-thick thermal SiO<sub>2</sub> was obtained, which would serve interlayer between poly-Si channel and Al<sub>2</sub>O<sub>3</sub> dielectric. The next step was the deposition of Al<sub>2</sub>O<sub>3</sub> gate dielectric. Before the deposition, 30s HF dip (HF:H<sub>2</sub>O = 100:1) was performed to the control wafer to remove the native oxide/nitride on the top of poly-Si islands. After the treatment, 75nm-thick Al<sub>2</sub>O<sub>3</sub> was deposited using reactive DC magnetron sputtering method in a mixed Ar and O<sub>2</sub> ambient (Ar/O<sub>2</sub> = 25/3), with a power density 6W/cm<sup>2</sup> and a deposition pressure of 3mTorr. Then 300nm-thick aluminum was sputtered and patterned as gate electrode. Next, self-aligned 35keV boron implantation was done at a dosage of 4 × 10<sup>15</sup>cm<sup>-2</sup>. After implantation, 500nm-thick SiO<sub>2</sub> was then deposited by LPCVD as passivation layer, followed by contact hole definition. After the contact hole definition, 700nm-thick Al-1%Si was sputtered and patterned as electrodes. Finally, the wafers were sintered in forming gas for 30min at 420 °C. No further passivation treatments were applied to these wafers.

For characterizations, transmission electron microscopy (TEM) is employed to examine device cross section. Device transfer/output curves and CV curves are characterized by the Agilent 4156B and the Agilent 4284A respectively. The  $\mu_{FE}$  is extracted from the following expressions [6],

$$\mu_{FE} = \frac{LdG_m}{W\varepsilon_{ox}V_{ds}} \quad (1)$$

where  $L$ ,  $W$ ,  $d$ ,  $\varepsilon_{ox}$ , and  $G_m$  are channel length, channel width, physical gate dielectric thickness, gate dielectric permittivity, drain current and maximum of transconductance at  $V_{ds} = -0.1V$ . The  $V_{th}$  is determined by the interception of linear extrapolation of a transfer curve at  $V_{ds} = -0.1V$ . The  $SS$  is also extracted at  $V_{ds} = -0.1V$  from the slope of  $\log |I_{on}|$  in the subthreshold region. The  $I_{on}/I_{off}$  ratio equals to maximum current over minimum current within the measured range. Devices in the test have 24 $\mu$ m in  $W$  and 10 $\mu$ m in  $L$ .

### III. RESULTS AND DISCUSSION

The relative permittivity of Al<sub>2</sub>O<sub>3</sub> is calculated to be 8.14 by measuring the capacitance density of Si/53nm-thick-Al<sub>2</sub>O<sub>3</sub>/Al capacitor with area of 50 $\mu$ m × 50 $\mu$ m. The equivalent oxide thickness (EOT) of Al<sub>2</sub>O<sub>3</sub> gate dielectric with and without interlayer is calculated as 39.73nm and 35.93nm respectively. The cross-sectional TEM image of the proposed SPC poly-Si TFT with thermal SiO<sub>2</sub> buffered Al<sub>2</sub>O<sub>3</sub> gate dielectric is shown in Fig. 1(b). The thicknesses of Al<sub>2</sub>O<sub>3</sub> and poly-Si are 75nm and 98nm respectively. The interlayer, which is the thermal SiO<sub>2</sub> grown during SPC process, is about 3.8nm.

The transfer characteristics of the proposed SPC TFT using SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate dielectric and TFT using Al<sub>2</sub>O<sub>3</sub> gate dielectric are shown in Fig. 2(a). Compared to SPC TFT with SiO<sub>2</sub> gate dielectric [6], by employing high- $k$  Al<sub>2</sub>O<sub>3</sub> (red lines in Fig. 2), all the device parameters of TFT are improved except the gate induced drain leakage (GIDL) current [11], as summarized in Table I. The thinner EOT with the same physical thickness of high- $k$  Al<sub>2</sub>O<sub>3</sub> gate dielectric increases gate capacitance and improves the mobile carrier density, resulting




Fig. 2. Comparison of (a) transfer characteristics and (b) output characteristics between the proposed SPC TFTs with and without thermal SiO<sub>2</sub> interlayer.

in smaller  $V_{th}$  and  $SS$  [6]–[9]. The GIDL current of TFT with Al<sub>2</sub>O<sub>3</sub> gate dielectric is larger than that of TFT with SiO<sub>2</sub> gate dielectric [6], which is caused by the higher electric field at the drain junction owing to the larger gate capacitance density of the high- $k$  Al<sub>2</sub>O<sub>3</sub> gate dielectric [6], [9]. For the proposed SPC poly-Si TFT with thermal SiO<sub>2</sub> buffered Al<sub>2</sub>O<sub>3</sub> gate dielectric (blue lines in Fig. 2), all electrical parameters are improved, compared to TFT only with Al<sub>2</sub>O<sub>3</sub> gate dielectric and TFT with SiO<sub>2</sub> dielectric [6], especially for  $I_{on}$  and  $I_{off}$ . As summarized in Table I, the  $\mu_{FE}$  of TFT with interlayer is 67.80 cm<sup>2</sup> Vs<sup>-1</sup>, 2.76 times larger than that of TFT without interlayer. The  $V_{th}$  and  $SS$  of TFT with interlayer are improved from -5.18 to -3.78V and from 0.76 to 0.62 V dec<sup>-1</sup>, respectively. The  $I_{on}/I_{off}$  at  $V_{ds} = -5V$  is enlarged from 2.74 × 10<sup>4</sup> to 1.87 × 10<sup>6</sup>, almost 68 times larger than that of TFT without interlayer. Additionally, the gate leakage current of TFT with interlayer is slightly smaller than that of TFT without interlayer (not shown here), implying the gate dielectric with additional SiO<sub>2</sub> interlayer could block gate leakage better. The excellent device performance of the proposed TFT with interlayer may be attributed to the improved interface quality and modified grain boundaries (GBs) near the surface of poly-Si film. The interface trap states [12], mainly generated by the Si dangling bonds, have a wide energy distribution in the band gap. The thermal SiO<sub>2</sub> grown on the top of poly-Si film may greatly improve interface quality by generating less Si dangling bonds, decreasing the density of states over a wide energy range and therefore improving  $\mu_{FE}$ ,  $V_{th}$  and  $SS$  [13]. Also due to the improved interface quality, the interface trap-assisted tunneling [14] may be greatly alleviated, resulting in significant improvement in GIDL current. On the other hand, when oxidizing the poly-Si film, excess Si interstitials generated at and migrated from the oxidizing interface would modify the GBs at the surface of poly-Si film by facilitating the climb of intrinsic GB dislocations and therefore result in lower trap state density ( $N_t$ ) [15] and improved  $\mu_{FE}$ ,  $V_{th}$  and  $SS$  [13]. The GB  $N_t$  could be estimated by using Proano and Levinson method [16], [17] at low source-drain voltage and

TABLE I  
PARAMETER COMPARISON FOR SPC TFTs WITH DIFFERENT  
DIELECTRICS AT  $V_{ds} = -0.1$  V. THE VALUE FOR TFTs  
WITH OR WITHOUT INTERLAYER IS THE MEAN  
VALUE CALCULATED FROM 10 TFTs

Parameters	SiO <sub>2</sub> [6]	w/o interlayer	w/ interlayer
EOT (nm)	70	35.93	39.73
$\mu_{FE}$ (cm <sup>2</sup> Vs <sup>-1</sup> )	8.74	18.02	67.80
$V_{th}$ (V)	-19.12	-5.18	-3.78
SS (V dec <sup>-1</sup> )	1.86	0.76	0.62
$I_{on}/I_{off}$	$6.13 \times 10^5$	$3.55 \times 10^6$	$2.31 \times 10^8$
$I_{on}/I_{off}$ (at $V_{ds} = -5$ V)	$2.93 \times 10^5$	$2.74 \times 10^4$	$1.87 \times 10^6$
GB $N_t$ (cm <sup>-2</sup> )	—	$5.52 \times 10^{12}$	$4.98 \times 10^{12}$




Fig. 3. (a)  $I_{on}$  degradation and (b) negative  $V_{th}$  shift as a function of stress time in the proposed SPC TFTs with/without interlayer under NBT stresses.

high gate bias. As shown in Table I, the GB  $N_t$  of TFT with and without interlayer are calculated as  $4.98 \times 10^{12}$  cm<sup>-2</sup> and  $5.52 \times 10^{12}$  cm<sup>-2</sup> respectively, implying the GBs is indeed improved when performing the oxidation of poly-Si film. Shown in Fig. 2(b) are output curves of TFTs with and without interlayer. Consistent to transfer curves, TFT with interlayer greatly enhances the  $I_{on}$ .

The instability of proposed SPC TFT with and without interlayer under NBT stress is also examined. Shown in Fig. 3(a) and (b) are  $I_{on}$  degradation and negative  $V_{th}$  shift as a function of stress time for TFTs with and without interlayer under NBTI degradation. For the NBT stress, a negative bias was applied to the gate electrode with source/drain grounded. As shown in Fig. 3, the degradation slope is about 0.32, consistent to previous report [18]. It can be observed that under the same NBT stress, the proposed TFT with interlayer exhibits much more reliable characteristics. The NBT stress [8], [18], which breaks the bonds at interface/GBs and generates dangling bonds, brings more interface/GB trap states and degenerates the device. Thus, the reliability test results reveal that the proposed TFT with interlayer possesses superior interface/GB quality.

#### IV. CONCLUSION

In this letter, a simple method is proposed to grow thermal SiO<sub>2</sub> during SPC process. By employing thermal SiO<sub>2</sub> interlayer between SPC poly-Si channel and Al<sub>2</sub>O<sub>3</sub> gate dielectric, all the device parameters of TFT are improved due to the superior interface quality and modified GBs by excess Si interstitials. Furthermore, the proposed TFT with interlayer exhibits better reliability under NBT stress. The test results reveal that the proposed method and related TFT have great potential for SOP applications.

#### REFERENCES

- [1] M. Zhang, M. Wang, X. Lu *et al.*, "Analysis of degradation mechanisms in low-temperature polycrystalline silicon thin-film transistors under dynamic drain stress," *IEEE Trans. Electron Devices*, vol. 59, no. 6, pp. 1730–1737, Jun. 2012.
- [2] C.-Y. Chang, H.-Y. Lin, T. Lei *et al.*, "Fabrication of thin film transistors by chemical mechanical polished polycrystalline silicon films," *IEEE Electron Device Lett.*, vol. 17, no. 3, pp. 100–102, Mar. 1996.
- [3] J.-H. Jeon, J.-S. Yoo, C.-M. Park *et al.*, "A novel method for a smooth interface at poly-SiO<sub>x</sub>/SiO<sub>2</sub> by employing selective etching," *IEEE Electron Device Lett.*, vol. 21, no. 4, pp. 152–154, Apr. 2000.
- [4] K. Kim, K. Cho, and J. Jang, "A polycrystalline silicon thin-film transistor with a thin amorphous buffer," *IEEE Electron Device Lett.*, vol. 20, no. 11, pp. 560–562, Nov. 1999.
- [5] M. Wang, Z. Meng, and M. Wong, "The effects of high temperature annealing on metal-induced laterally crystallized polycrystalline silicon," *IEEE Trans. Electron Devices*, vol. 47, no. 11, pp. 2061–2067, Nov. 2012.
- [6] M. Zhang, W. Zhou, R. Chen *et al.*, "High-performance polycrystalline silicon thin-film transistors integrating sputtered aluminum-oxide gate dielectric with bridged-grain active channel," *Semicond. Sci. Technol.*, vol. 28, no. 11, p. 115003, 2013.
- [7] B. F. Hung, K. C. Chiang, C. C. Huang *et al.*, "High-performance poly-silicon TFTs incorporating LaAlO<sub>3</sub> as the gate dielectric," *IEEE Electron Device Lett.*, vol. 26, no. 6, pp. 384–386, Jun. 2005.
- [8] M.-J. Yang, C.-H. Chien, Y.-H. Lu *et al.*, "Electrical properties of low-temperature-compatible p-channel polycrystalline-silicon TFTs using high- $\kappa$  gate dielectrics," *IEEE Trans. Electron Devices*, vol. 55, no. 4, pp. 1027–1034, Apr. 2008.
- [9] C.-W. Chang, C.-K. Deng, J.-J. Huang *et al.*, "High-performance poly-Si TFTs with Pr<sub>2</sub>O<sub>3</sub> gate dielectric," *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 96–98, Jan. 2008.
- [10] R. Chen, W. Zhou, M. Zhang *et al.*, "High performance self-aligned top-gate ZnO thin film transistors using sputtered Al<sub>2</sub>O<sub>3</sub> gate dielectric," *Thin Solid Films*, vol. 520, no. 21, pp. 6681–6683, 2012.
- [11] T. Y. Chan, J. Chen, P. K. Ko *et al.*, "The impact of gate-induced drain leakage current on MOSFET scaling," in *Proc. IEDM*, 1987, pp. 718–721.
- [12] S. Higashi, D. Abe, Y. Hiroshima *et al.*, "High-quality SiO<sub>2</sub>/Si interface formation and its application to fabrication of low-temperature-processed polycrystalline Si thin-film transistor," *Jpn. J. Appl. Phys.*, vol. 41, no. 6A, pp. 3646–3650, 2002.
- [13] X. Zhou and M. Wang, "An analytical subthreshold model of polycrystalline silicon thin-film transistors based on meyer-neldel rule," *IEEE Trans. Electron Devices*, vol. 61, no. 3, pp. 863–869, Mar. 2014.
- [14] T.-E. Chang, C. Huang, and T. Wang, "Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFET's," *IEEE Trans. Electron Devices*, vol. 42, no. 4, pp. 738–743, Apr. 1995.
- [15] R. E. Proano and D. G. Ast, "Effects of the presence/absence of HCl during gate oxidation on the electrical and structural properties of polycrystalline silicon thin film transistors," *J. Appl. Phys.*, vol. 66, no. 5, pp. 2189–2199, 1989.
- [16] J. Levinson, F. R. Shepherd, P. J. Scanlon *et al.*, "Conductivity behavior in polycrystalline semiconductor thin film transistors," *J. Appl. Phys.*, vol. 53, no. 2, pp. 1193–1202, 1982.
- [17] R. E. Proano, R. S. Misage, and D. G. Ast, "Development and electrical properties of undoped polycrystalline silicon thin-film transistors," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1915–1922, Sep. 1989.
- [18] M. Zhang, W. Zhou, R. Chen *et al.*, "Water-enhanced negative bias temperature instability in p-type low temperature polycrystalline silicon thin film transistors," *Microelectron. Rel.*, vol. 54, no. 1, pp. 30–32, Jan. 2014.