

# Characteristics of Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide

Zhihe Xia, Lei Lu, Jiapeng Li, Zhuoqun Feng, Sunbin Deng, Sisi Wang, Hoi Sing Kwok, *Fellow, IEEE*, and Man Wong, *Senior Member, IEEE*

**Abstract**—Based on the distinct effects of oxidizing thermal annealing on the properties of zinc oxide and indium-gallium-zinc oxide (IGZO) under covers of different gas-permeabilities, the elevated-metal metal-oxide (EMMO) thin-film transistor (TFT) architecture has been proposed and demonstrated using IGZO as the channel material. However, the speculation that the EMMO architecture is more generally applicable to semiconducting metal oxides other than IGZO has yet to be verified. Presently reported is an EMMO TFT with a modified structure employing indium-tin-zinc oxide as the channel material. The resulting TFT exhibited good performance metrics: a relatively higher field-effect mobility of  $23.2 \pm 0.8 \text{ cm}^2/\text{Vs}$ , an ON/OFF current ratio of at least  $3.1 \times 10^{10}$ , a pseudo subthreshold slope of  $165 \pm 15 \text{ mV/decade}$ , a width-normalized OFF-state current of at most  $8.1 \times 10^{-19} \text{ A}/\mu\text{m}$ , and robust stability against gate-bias stress.

**Index Terms**—Indium-tin-zinc oxide (ITZO), thin-film transistors (TFTs), low off-state current, elevated-metal.

## I. INTRODUCTION

**D**UE to their process requirements similar to the making of amorphous silicon thin-film transistor (TFT) and relatively higher field-effect mobility ( $\mu_{\text{FE}}$ ), metal-oxide (MO) TFTs are being deployed in the construction of active-matrix liquid-crystal displays (AMLCDs) and active-matrix organic light-emitting diode (AMOLED) displays [1]–[5]. Based on the distinct effects of oxidizing thermal annealing on the properties of MO semiconducting thin films under covers of different gas-permeability [6], the elevated-metal metal-oxide (EMMO) TFT architecture has been proposed [7].

Presently proposed is an alternative EMMO TFT structure (Fig. 1a) that looks deceptively similar to the conventional etch-stop (ES) TFT structure (Fig. 1b) but allows a reduction in the minimum channel length ( $L$ ) from  $3\lambda$  to  $1\lambda$ , where  $\lambda$  is the minimum lithography feature size. This is made

Manuscript received May 16, 2017; accepted May 18, 2017. Date of publication May 23, 2017; date of current version June 23, 2017. This work was supported in part by the Partner State Key Laboratory on Advanced Displays and Optoelectronics Technologies under Grant ITC-PSKL12EG02 and in part by the Research Grants Council, Hong Kong Government, through the Theme-Based Research Project under Grant T23-713/11-1. The review of this letter was arranged by Editor Steve Hall. (Corresponding author: Man Wong.)

The authors are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong (e-mail: eemwong@ece.ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2017.2707090




Fig. 1. The cross-sectional schematics of (a) an EMMO and (b) an ES TFT and the corresponding layouts of a 500-ppi AMLCD sub-pixel based on (c) an EMMO and (d) an ES TFT with a  $W$ -to- $L$  ratio of 2.5 and a design-rule of  $2 \mu\text{m}$ .

possible by the incorporation of conductive annealing-induced source/drain (S/D) regions in the EMMO TFT such that  $L$  is defined by the separation between the S/D electrodes (Fig. 1a), as in a back-channel etched TFT, rather the length of the etch-stop layer (Fig. 1b) in an ES TFT. The resulting small device foot-print immediately leads to an increase in the aperture ratio of an EMMO TFT driven sub-pixel (Fig. 1c) compared to that of an ES TFT driven sub-pixel (Fig. 1d) - assuming a channel width ( $W$ )-to- $L$  ratio of 2.5, a design-rule of  $2 \mu\text{m}$  and a 500ppi AMLCD.

The EMMO architecture has been demonstrated using indium-gallium-zinc oxide (IGZO) as the channel material [7], with the resulting TFT exhibiting low parasitic S/D and contact resistance, low off-state current and good reliability against electrical stress [8].

Made viable by controlling the population of oxygen-related defects in the channel and S/D regions, the EMMO architecture has been speculated to be applicable to MOs other than IGZO [9]. Hitherto it has been difficult to realize EMMO TFT based on zinc oxide (ZnO) - in which annealing-induced conductivity was first reported, - hence the validity of the speculation has yet to be verified. Amorphous indium-tin-zinc oxide (ITZO) [10] is a material worthy of this investigation, because of the replacement of Ga by the more abundantly available tin (Sn) and reports of high  $\mu_{\text{FE}} \sim 50 \text{ cm}^2/\text{Vs}$  [11]. TFTs with a  $\mu_{\text{FE}}$  of at least  $16 \text{ cm}^2/\text{Vs}$  are needed to realize an  $8\text{k} \times 4\text{k}$  AMOLED display driven at 120 Hz [12]. This is higher than the typical  $\sim 10 \text{ cm}^2/\text{Vs}$  offered by IGZO TFTs. Presently reported is the fabrication and characterization of EMMO TFTs based on a modified architecture using ITZO as the channel material.

## II. EXPERIMENTAL

The fabrication of an EMMO TFT (Fig. 1a) started with the sputter deposition and patterning of 120 nm-thick molybdenum (Mo) gate electrode on an oxidized n-type silicon substrate. The gate dielectric consisted of 50-nm thick silicon nitride ( $\text{SiN}_x$ ) and 75-nm thick silicon oxide ( $\text{SiO}_y$ ), formed using plasma-enhanced chemical vapor deposition (PECVD) with respective carrier gases of 40 sccm silane/40 sccm ammonia and 8 sccm silane/1400 sccm nitrous oxide; the temperature and pressure were 300 °C and 0.9 Torr. A 30 nm-thick ITZO active layer was deposited at room temperature by the co-sputtering of ZnO and ITZO in a radio-frequency magnetron sputtering machine at a process pressure of 3 mTorr in an atmosphere of 40% oxygen ( $\text{O}_2$ ) and 60% argon. The molar ratio of the ITZO target was  $\text{In}_2\text{O}_3:\text{SnO}_2:\text{ZnO} = 35:35:30$  and the base pressure was  $\sim 1 \mu\text{Torr}$ . The active layer was patterned using 1/2000 molar aqueous hydrofluoric acid solution, before a 300 nm-thick  $\text{SiO}_y$  passivation layer was deposited using the same PECVD process. Following a thermal treatment at 300 °C for 2 hrs in an  $\text{O}_2$  atmosphere, contact holes were opened in an inductively coupled plasma etcher running a sulfur hexafluoride chemistry. The S/D electrodes were made of sputtered and patterned stacks of 50-nm thick Mo and 300-nm thick aluminum (Al). The overlap (Fig. 1a) between each end of the gate electrode and the corresponding S/D electrode was 4  $\mu\text{m}$ . Finally, conductive S/D regions were formed using a thermal treatment at 400 °C in  $\text{O}_2$  for 4 hrs. The TFTs were electrically characterized at room temperature using an Agilent 4156C semiconductor parameter analyzer.

## III. RESULTS AND DISCUSSION

As schematically shown in Figure 1a, the metal- and oxide-covered ITZO form the respective S/D and the channel regions of an EMMO TFT. The metal and oxide are respectively impermeable and permeable to  $\text{O}_2$ , the atmosphere in which the thermal treatment was performed. Plotted in Figure 2 is the dependence of the respective resistivity values on the thermal treatment time.

Starting with a value of  $2.0 \pm 0.4 \Omega \cdot \text{cm}$  for the as-fabricated ITZO, the resistivity of the metal-covered ITZO monotonically decreased with increasing treatment time and reached a low value of  $(2.20 \pm 0.04) \times 10^{-2} \Omega \cdot \text{cm}$  after 4 hrs of treatment; whereas the opposite behavior was observed for the oxide-covered ITZO, with the resistivity reaching a high value of  $(9.3 \pm 1.4) \times 10^2 \Omega \cdot \text{cm}$  after the same treatment duration. Similar behavior has been reported for ZnO and IGZO [9], [13] and explained in terms of the formation and suppression of donor-defects in MO respectively under impermeable and permeable covers. Shown in the Inset is the transfer curves of EMMO ITZO TFTs with and without going through a thermal annealing process. The drain current ( $I_d$ ) in the “on” state (on-current) of the former is clearly limited by high parasitic S/D resistance. With the annealing-induced generation of donor-defects in the ITZO underneath the impermeable S/D electrodes, conductive S/D regions are formed in the latter – resulting in significantly improved on-current.

Shown in Figure 3 is  $I_d$  vs. gate voltage ( $V_g$ ) transfer characteristics of an EMMO TFT subjected to different drain bias ( $V_d$ ). Hysteresis was negligible, as reflected by the excellent overlap of the transfer characteristics resulting from both forward and reverse  $V_g$  sweep at a rate of 1.5V/s, as indicated by the arrows in the figure. The  $I_d$  vs.  $V_d$  output characteristics




Fig. 2. The dependence of the resistivity values of metal- and oxide-covered ITZO on thermal treatment time. Shown in the Inset are the transfer characteristics of EMMO ITZO TFTs with and without going through a thermal annealing process.




Fig. 3. The forward (F) and reverse (R) transfer characteristics of an EMMO ITZO TFT at  $V_d$  of 0.5 and 5 V. Shown in the Left Inset is  $I_d^{1/2}$  versus  $V_g$  of the same TFT and in the Right Inset is the output characteristics of the same TFT at various  $V_g$ .

shown in the Inset reveal nice linearity at small  $V_d$ , indicating good ohmic contact between a conductive S/D region and a Mo/Al metal electrode.

A  $\mu_{FE}$  ( $\equiv Lg_m/WC_iV_d$ ) of  $23.2 \pm 0.8 \text{ cm}^2/\text{Vs}$  was extracted from the maximum trans-conductance ( $g_m$ ) at a low  $V_d$  of 0.5 V, where  $C_i$  is the gate capacitance per unit area. An SS of  $165 \pm 15 \text{ mV/decade}$  was extracted from the minimum value of  $\partial \log I_d / \partial V_g$  when  $V_g$  is larger than the turn-ON voltage  $V_{on}$  ( $\equiv V_g$  to induce an  $I_d$  of  $L/W \times 10 \text{ nA}$  at  $V_d = 5 \text{ V}$ ) of  $-0.8 \text{ V}$ . With the measurement of the off-state current limited by the noise level of  $\sim 2.3 \times 10^{-14} \text{ A}$ , a lower bound of  $3.1 \times 10^{10}$  was estimated for the on/off current




Fig. 4. The transfer characteristics of a wide EMMO ITZO TFT with  $W$  of  $10^5 \mu\text{m}$ .




Fig. 5. The time evolution of the transfer characteristics of EMMO ITZO TFTs subjected to (a) PBS and (b) NBS with  $V_g$  of  $V_{\text{on}} \pm 20$  V.

ratio. For a more accurate estimation of the off-state leakage current, a TFT with a large  $W/L$  [14] of  $10^5 \mu\text{m} / 10 \mu\text{m}$  was fabricated and the corresponding transfer characteristic is shown in Figure 4. From the noise-limited off-state current of  $\sim 8.1 \times 10^{-14} \text{A}$ , a  $W$ -normalized off-state current of no larger than  $8.1 \times 10^{-19} \text{A}/\mu\text{m}$  was obtained.

The gate bias stress-induced instability of the EMMO TFT was characterized, with respective  $V_g$  of  $V_{\text{on}} + 20$  V and  $V_{\text{on}} - 20$  V for the positive and the negative bias stress (PBS/NBS). The evolution of the respective transfer characteristics with the stress time is shown in Figures 5a and 5b. Shifts in  $V_{\text{on}}$  of  $\sim -0.15$  V for PBS and  $\sim +0.15$  V for NBS were obtained after  $10^4$  s of stress. These are considered negligible as they are equal in magnitude to the  $V_g$  step of 0.15 V used during the measurement.

The quality of the oxidized ITZO, similar to that in the channel region, was characterized using X-ray photoelectron spectroscopy (XPS). Prior to the measurement, the top 5 nm of the samples were removed using *in situ* argon ion bombardment to eliminate surface contaminants such as dissociated  $\text{O}_2$  or OH, adsorbed  $\text{H}_2\text{O}$  or  $\text{O}_2$ , and chemisorbed species such as  $-\text{CO}_3$  [15]. O 1s spectra were obtained from un-annealed




Fig. 6. XPS spectra of O 1s in (a) un-annealed ITZO and (b) ITZO annealed for 4 hrs at 400 °C in an  $\text{O}_2$  atmosphere.

ITZO (Fig. 6a) and ITZO heated for 4 hrs in  $\text{O}_2$  at 400°C (Fig. 6b).

Each spectrum was decomposed into two constituent components using Gaussian fitting, with the one centered at  $\sim 530.8$  eV labelled as “Curve 1” and the other centered at  $\sim 531.6$  eV labelled as “Curve 2”. These correspond respectively to  $\text{O}^{2-}$  ions bonding to neighboring  $\text{In}^{3+}$ ,  $\text{Sn}^{4+}$  and  $\text{Zn}^{2+}$  in stoichiometric ITZO [16], [17] and oxygen atoms in the vicinity of oxygen vacancies [18], [19]. Normalized by the total area of each composite spectrum, the relative area of the Curve 2 component is expressed as a percentage and taken to be a measure of the population of oxygen vacancies [20].

Compared with the relative area of 26% for Curve 2 of the un-annealed film, the relative area of Curve 2 of the thermally treated sample decreased to 19%, indicating a reduction in the population of oxygen vacancy defects and an improvement in the electrical quality of the film. This is consistent with the negligible hysteresis (Fig. 3), the low off-state current (Fig. 4) and the good reliability against gate-bias stress (Fig. 5).

#### IV. CONCLUSION

EMMO TFTs with ITZO as the channel material have been realized and characterized. Good performance metrics were obtained: such as transfer characteristics free of hysteresis, high on/off current ratio and a low width-normalized off-state leakage current of at most  $8.1 \times 10^{-19} \text{A}/\mu\text{m}$ . Stability against gate-bias stress has also been demonstrated.

#### ACKNOWLEDGMENT

The assistance of the Nanosystem Fabrication Facility (NFF) in device fabrication and the Materials Characterization and Preparation Facility (MCPF) in materials characterization is gratefully acknowledged.



## REFERENCES

- [1] H. Hosono, N. Kikuchi, N. Ueda, and H. Kawazoe, "Working hypothesis to explore novel wide band gap electrically conducting amorphous oxides and examples," *J. Non-Crystalline Solids*, vol. 198, pp. 165–169, May 1996, doi: 10.1016/0022-3093(96)80019-6.
- [2] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, "Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor," *Science*, vol. 300, no. 5623, pp. 1269–1272, May 2003, doi: 10.1126/science.1083212.
- [3] E. M. Fortunato, P. M. Barquinha, A. C. Pimentel, A. M. Gonçalves, A. J. Marques, R. F. Martins, and L. M. Pereira, "Wide-bandgap high-mobility ZnO thin-film transistors produced at room temperature," *Appl. Phys. Lett.*, vol. 85, no. 13, pp. 2541–2543 Jul. 2004, doi: 10.1063/1.1790587.
- [4] P. F. Carcia, R. S. McLean, M. H. Reilly, and G. Nunes, "Transparent ZnO thin-film transistor fabricated by rf magnetron sputtering," *Appl. Phys. Lett.*, vol. 82, no. 7, pp. 1117–1119, Feb. 2003, doi: 10.1063/1.1553997.
- [5] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thin-film transistors: A review of recent advances," *Adv. Mater.*, vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: 10.1002/adma.201103228.
- [6] L. Lu, J. Li, and M. Wong, "A comparative study on the effects of annealing on the characteristics of zinc oxide thin-film transistors with gate-stacks of different gas-permeability," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 841–843, Aug. 2014, doi: 10.1109/LED.2014.2326960.
- [7] L. Lu, J. Li, Z. Q. Feng, H. Kwok, and M. Wong, "Elevated-metal metal-oxide (EMMO) thin-film transistor: Technology and characteristics," *IEEE Electron Device Lett.*, vol. 37, no. 6, pp. 728–730, Jun. 2016, doi: 10.1109/LED.2016.2552638.
- [8] L. Lu, J. Li, H. S. Kwok, and M. Wong, "High-performance and reliable elevated-metal metal-oxide thin-film transistor for high-resolution displays," in *IEDM Tech. Dig.*, Dec. 2016, pp. 802–805, doi: 10.1109/IEDM.2016.7838526.
- [9] L. Lu and M. Wong, "A bottom-gate indium-gallium-zinc oxide thin-film transistor with an Inherent etch-stop and annealing-induced source and drain regions," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 574–579, Feb. 2015, doi: 10.1109/TED.2014.2375194.
- [10] R. M. Ki, S. H. Yang, S. K. H. Park, C. S. Hwang, and J. K. Jeong, "High performance thin film transistor with cosputtered amorphous Zn-In-Sn-O channel: Combinatorial approach," *Appl. Phys. Lett.*, vol. 95, no. 7, p. 072104, Aug. 2009, doi: 10.1063/1.3206948.
- [11] J. H. Song, K. S. Kim, Y. G. Mo, R. Choi, and J. K. Jeong, "Achieving high field-effect mobility exceeding 50 cm<sup>2</sup>/Vs in In-Zn-Sn-O thin-film transistors," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 853–855, Aug. 2014, doi: 10.1109/LED.2014.2329892.
- [12] T. Arai and T. Sasaoka, "49.1: Invited Paper: Emergent oxide TFT technologies for next-generation AM-OLED displays," in *SID Symp. Dig. Tech. Papers.*, May 2011, vol. 42, no. 1, pp. 710–713, doi: 10.1889/1.3621424.
- [13] L. Lu and M. Wong, "The resistivity of zinc oxide under different annealing configurations and its impact on the leakage characteristics of zinc oxide thin-film transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 4, pp. 1077–1084, Apr. 2014, doi: 10.1109/TED.2014.2302431.
- [14] K. Kato, Y. Shionoiri, Y. Sekine, K. Furutani, T. Hatano, T. Aoki, M. Sasaki, H. Tomatsu, J. Koyama, and S. Yamazaki, "Evaluation of off-state current characteristics of transistor using oxide semiconductor material, indium-gallium-zinc oxide," *Jpn. J. Appl. Phys.*, vol. 51, no. 2R, p. 021201, Jan. 2012, doi: 10.1143/JJAP.51.021201.
- [15] D. A. Byung, J. H. Lim, M. H. Cho, J. S. Park, and K. B. Chung, "Thin-film transistor behaviour and the associated physical origin of water-annealed In-Ga-Zn oxide semiconductor," *J. Phys. D, Appl. Phys.*, vol. 45, no. 41, Sep. 2012, doi: 10.1088/0022-3727/45/41/415307.
- [16] J. C. Fan and J. B. Goodenough, "X-ray photoemission spectroscopy studies of Sn-doped indium-oxide films," *J. Appl. Phys.*, vol. 48, no. 8, pp. 3524–3531, Aug. 1977, doi: 10.1063/1.324149.
- [17] Y. S. Rim, D. L. Kim, W. H. Jeong, and H. J. Kim, "Effect of Zr addition on ZnSnO thin-film transistors using a solution process," *Appl. Phys. Lett.*, vol. 97, no. 23, p. 233502, Dec. 2010, doi: 10.1063/1.3524514.
- [18] C. Wu, X. Li, J. Lu, Z. Ye, J. Zhang, T. Zhou, R. Sun, L. Chen, B. Lu, and X. Pan, "Characterization of amorphous Si-Zn-Sn-O thin films and applications in thin-film transistors," *Appl. Phys. Lett.*, vol. 103, no. 8, pp. 082109-1–082109-4, Aug. 2013, doi: 10.1063/1.4818728.
- [19] Q. Jiang, J. Lu, J. Cheng, X. Li, R. Sun, L. Feng, W. Dai, and W. Yan, "Combustion-process derived comparable performances of Zn-(In:Sn)-O thin-film transistors with a complete miscibility," *Appl. Phys. Lett.*, vol. 103, no. 13, p. 132105, 2014, doi: 10.1063/1.4896990.
- [20] P. K. Nayak, M. N. Hedhili, D. Cha, and H. N. Alshareef, "High performance In<sub>2</sub>O<sub>3</sub> thin film transistors using chemically derived aluminum oxide dielectric," *Appl. Phys. Lett.*, vol. 103, no. 3, p. 033518, Jul. 2013, doi: 10.1063/1.4816060.